

FIG 1




FIG. 2





FIG 3



REGULAR ACCESS




FIG 4

REJECT (NACK) CONTROL PACKET




FIG 5




FIG 6




FIG 7A




FIGURE 4-6




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10

FIG. 11





FIG. 13



CLOCK



RESET IN



RESET OUT



BUS DATA [0:7]



FIG 14

FIG 15

